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A B S T R A C T
This work presents the ﬁrst lifetime estimation of vertical GaN-on-GaN pn diodes using a step stress measure-
ment technique with analysis not previously applied to GaN. The failure mechanism is surface breakdown,
indicating that the lifetime is not yet limited by intrinsic material properties but by device design. As such, the
mean time to failure depends on the peripheral length of the device. An estimated operating MTTF of 10 years at
a reverse bias stress of 260 V was calculated for a 126 μm diameter diode.
1. Introduction
Power electronic systems have begun to adopt GaN based power
devices in recent years based on their ability to operate at high power
with high eﬃciency. These lateral devices are replacing their Si
equivalents due to the superior material properties of GaN, speciﬁcally,
the high breakdown ﬁeld and high 2DEG mobility [1]. There is however
increasing focus on developing vertical GaN devices because of the
potential for increased power density, capability of higher voltage op-
eration, and the possibility of approaching theoretical maximum
breakdown ﬁelds in the absence of surface eﬀects. Vertical GaN-on-Si
devices oﬀer the advantages of low cost and easy integration with ex-
isting foundries, which has motivated research on these devices with
some success [2]. However, GaN devices on bulk GaN substrates are
much more suited for vertical device architectures since GaN-on-Si and
other available substrates have a higher vertical leakage due to the
increased dislocation density. Recent developments in the growth of
bulk GaN has led to a drop in the cost of substrates and GaN-on-GaN
devices have become more economically viable. Already, bulk GaN pn
diodes with breakdown voltages in excess of 4 kV and simultaneously
low on-resistances below 3 mΩcm−2 have been reported [3,4]. Some
groups have also reported avalanche breakdown indicating suppression
of defect related breakdown [5–7]. Despite this progress, there are only
a few published reliability studies on these devices [8–11] and no
lifetime estimations. Breakdown in Si oxides has been attributed to the
formation of a percolation path formed of point defects which are
randomly generated in high ﬁeld stress conditions [12]. The failure of
AlGaN/GaN HEMTs has been shown to follow the same failure dis-
tributions indicating a similar failure mechanism occurs in GaN [13].
Here we use an accelerated lifetime test based on step stress measure-
ments to show the failure is; 1) due to the surface despite a vertical
device design and therefore 2) the mean time to failure (MTTF) depends
on the length of the periphery. Based on this, we predict a MTTF of each
device size and discuss the reason for the periphery dependency.
2. Devices
The pn diodes in this study were circular devices with the cross-
section shown in Fig. 1. The GaN device layers were grown by MOCVD
on an HVPE GaN substrate. Starting with an n+ layer grown on the
substrate, a 5 μm n− drift layer was grown with a Si density of 3×1016
cm−3. The p+n− junction was created by the growth of 0.5 μm of p-
GaN doped with 4×1019 cm−3 of Mg. A photoresist erosion and dry
etch process was used on the p-GaN surface to create the ﬁnal truncated
conical structure which was left unpassivated. This edge termination by
a bevel of 7°–10° reduced the surface electric ﬁeld compared to that in
the bulk [14]. With a negative bevel angle, as is the case here, the
surface electric ﬁeld is lower than the bulk provided the angle is suf-
ﬁciently small. Contacts of Ni/Au and Ti/Al on the p- and n-GaN re-
spectively were fabricated from a recipe originally developed for LEDs
and which gave high quality Ohmic characteristics. The devices had an
ideality of 1.4 and a reverse leakage current in the order of pA at
−200 V. Further details of the leakage properties of the devices are
included in another work [15].
3. Experimental
Step stress measurements were carried out by increasing the reverse
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bias stress by 5 V every 60 s, starting from 0 V. This method oﬀers a
faster measurement time compared to conventional time dependent
dielectric breakdown (TDDB) techniques since the stress voltage is
gradually increased, resulting in a bounded time to failure. Three de-
vice sizes were studied; large, medium and small, with diameters of
451, 276 and 126 μm respectively. Twelve devices of each size were
measured to generate the failure distributions with a failure criterion of
10mA leakage current (6–80 Acm−2). The bias was applied using a
Keithley 2657A and the current was measured with a Keithley 4200
conﬁgured with a pre-ampliﬁer giving 10 fA resolution.
4. Results
The currents during the step stress measurement of the twelve small
devices are shown in Fig. 2, with the stress condition shown on the right
axis. At low leakage currents, spikes are visible when the voltage is
stepped up due to a spike in the displacement current ( )CdVdt . The
leakage in this low current regime has been attributed to threading
dislocations [15]. At higher currents, exceeding the pA level, a source of
noise was introduced with distinct steps both up and down. These small
devices began to fail after ~2800 s at voltages greater than 230 V. The
cumulative distribution function (CDF) of these failures, indicating the
fraction failed, is shown in Fig. 3. After failure, all devices showed
visible signs of surface breakdown, an example of which is inset to
Fig. 3.
5. Fitting
During a conventional TDDB measurement, devices are stressed at a
constant voltage and their failure can often be ﬁtted with a Weibull
distribution of the form
⎜ ⎟⎜ ⎟ ⎜ ⎟= −
⎛
⎝
⎜−
⎛
⎝
⎞
⎠
⎛
⎝
⎛
⎝
⎞
⎠
⎞
⎠
⎞
⎠
⎟F t V
s
s
t V
V
( ; ) 1 expi i
p β
0 0 (1)
where V0, p and β are ﬁtting parameters, Vi is the (constant) stress
voltage, and t is the time into the stress [16]. The factor s/s0 is used to
rescale the distribution based on the size of the device. A larger device
is more prone to failure since it can be divided up into multiple sta-
tistically independent units and failure of any one unit leads to the
failure of the entire device. Where failure is in the bulk, the unit will be
a unit of area, and the rescaling will be a normalisation of the total
device area. However, in the measurements reported here, failure is
always surface breakdown on the periphery of the device. Therefore,
the unit is a unit of length and the distribution must be rescaled based
on the length of the periphery. In the following analysis, s is the device
diameter and s0 is the diameter of the large device.
Since in a step stress measurement the voltage is not constant, the
failure data does not follow the typical Weibull distribution in Eq. (1).
However, an appropriate distribution can be calculated (described in
detail elsewhere [16]) by a piece-wise construction, treating each step
as a constant stress TDDB measurement. For a given set of parameters
(V0, p, β), the step stress Weibull distribution is constructed one step at
a time, where Vi is now the stress voltage of the ith step. During the ﬁrst
step, the CDF proceeds according to the constant stress distribution of
Eq. (1), F(t,V1). When the voltage steps up, the step stress distribution
continues along the new constant stress distribution of the new voltage,
F(t,V2), but starting from a later time to account for the cumulative
stress already experienced by the devices. A good measure of how much
cumulative stress a device has experienced is the fraction of devices that
have already failed. Therefore, the step stress distribution is continued
by moving onto F(t,V2) at the same value of F that it left oﬀ from F
(t,V1). Fitting of this calculated step stress distribution to the mea-
surement data was performed using a least squares algorithm, after
which the 95% conﬁdence interval of each parameter was evaluated by
varying one parameter at a time. The result of this ﬁtting to the data of
the small devices is shown in Fig. 3 with the ﬁt parameters for all three
device sizes shown in Table 1.
Fig. 1. A schematic of the device cross-section and wiring diagram. The bias
was applied to the substrate and the current measured at the p terminal on the
surface.
Fig. 2. The current during the step stress measurements of the small devices.
The stepped stress voltage is shown on the right axes and the time of failure is
indicated by the circles.
Fig. 3. The cumulative distribution of the small device failures in Fig. 2 (cir-
cles). This is ﬁtted with the step stress Weibull distribution and the 95% con-
ﬁdence intervals are shown as dashed lines. The ﬁt parameters are shown in
Table 1. An optical plan-view image is inset showing surface failure across the
pn junction.
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6. Discussion
Each of the three ﬁts has a diﬀerent set of parameters, however, the
95% conﬁdence limits of β and V0 all overlap. Therefore, these para-
meters are not statistically signiﬁcantly diﬀerent. Considering the p
parameter, the largest diﬀerence between the parameters is Δp=10.8.
Since the ﬁts are independent, the variance of Δp is the sum of the p
variances; σ2 = 6.5. The 95% conﬁdence interval is therefore
Δp ± 1.96× σ2 (since 95% of the area of a normal distribution is
within 1.96 standard deviations of the mean). This interval en-
compasses zero which means the diﬀerence in p is not statistically
signiﬁcantly diﬀerent from zero. This observation that the three para-
meter sets do not diﬀer signiﬁcantly from each other after rescaling by
the periphery length conﬁrms that the breakdown is periphery depen-
dent and not area dependent. An average parameter set was calculated
using the uncertainty as a weighting. The consequence of using a
constant parameter set for all three devices is that the periphery scaling
factor is the only diﬀerence between the distributions. The step stress
distributions plotted with the average parameter set are shown in Fig. 4
where there is a good agreement with all of the data sets.
The Weibull parameters and Eq. (1) can then be used to calculate
the MTTF under constant stress. These results indicate the device life-
time depends only on the voltage and the periphery length. The MTTF
of the Weibull distribution is calculated by
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where Γ is the gamma function. This equation is plotted in Fig. 5 for the
three devices with the dependence of the MTTF on device diameter
shown in the inset. For a MTTF of 10 years, this corresponds to an
operating voltage of 260 V for the small devices falling to 196 V for the
largest devices. The high variability in device failure means the Weibull
distributions have a small β parameter and consequently, there is a very
short predicted 1% failure time of only tens of hours at just 100 V for
the small devices.
The steps in the leakage currents before failure are likely to be
random telegraph noise as surface leakage is modulated by the chan-
ging occupancy of surface states or by conﬁgurational changes [17,18].
Simulations of these devices shown in Fig. 6 reveal a concentration of
the electric ﬁeld at the base of the device bevel. Considering the theory
of failure by the random ﬁeld induced generation of point defects, the
defect generation rate is dependent on the electric ﬁeld [19]. Thus, this
increased electric ﬁeld would increase the generation of point defects
and the probability of creating a percolation path resulting in break-
down. This is consistent with the observed surface breakdown on the
bevel after failure and explains the dependence on periphery. Equally,
as each unit length of the periphery is independent of the next, the
probability of failure is directly proportional to the total length of the
periphery. In a commercial device, the device surface would be passi-
vated to reduce the surface leakage current and increase the breakdown
voltage. This would increase the MTTF and potentially even change the
failure mechanism to one in the bulk. When such devices become
available, this methodology will be appropriate to characterise their
Table 1
The ﬁt parameters for the step stress Weibull distributions for each of the three
device sizes. In brackets are the 95% conﬁdence intervals. The average para-
meter set (weighted by the uncertainty) is shown in the ﬁnal row.
Diameter (μm) V0 p β
126 (small) 327 (13) 20.9 (4.1) 0.176 (0.018)
237 (medium) 312 (9.3) 28.7 (5.8) 0.151 (0.025)
451 (large) 324 (7.3) 31.7 (3.9) 0.190 (0.045)
Average 320.5 26.98 0.1695
Fig. 4. The cumulative distributions of each of the three device sizes are shown
with the symbols. The curves are the step stress Weibull distributions with the
average parameter set of Table 1 and diﬀering only by the periphery scaling
factor.
Fig. 5. The mean time to failure and the 1% failure time under constant stress
are shown in solid and dashed lines respectively, predicted from the Weibull
parameters. The horizontal dotted line corresponds to a lifetime of 10 years.
Inset is the dependence of the MTTF on the diameter.
Fig. 6. Simulation of the electric ﬁeld in the device at a reverse bias of 230 V.
The peak electric ﬁeld of 4 MV/cm is internal but near the surface at the base of
the bevel. Surface roughness over the junction would reduce the reverse bias
required to attain a 4MV/cm peak electric ﬁeld.
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reliability.
7. Conclusion
The ﬁrst lifetime estimations of vertical bulk GaN pn diodes have
been presented. The results indicate the failure in this case is surface
related despite the vertical device geometry. Thus, the lifetime of the
device is not limited by the material properties but the device design.
The MTTF of these devices was shown to depend only on the length of
the device periphery. A MTTF of 10 years at a reverse bias of 260 V was
estimated for the smallest device. However, a large variability was seen
between devices leading to a very short 1% failure time.
B. Rackauskas acknowledges funding from the UK EPSRC.
Supporting data available at doi.org/10.5523/bris.
7qywrneti4ig2j2png6cvpf3m.
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